

2/5
Bergamaschi et al.
YOR9-2000-0054 (PJO)




FIG. 2

3/5 Bergamaschi et al. YOR9-2000-0054 (PJO)

```
COMPONENT PowerPC401 PROPERTIES{
   COMPOSITE_PROPERTY INTERFACE_DEF{
    PROPERTY BUS_TYPE: {PLB, OCM, DCR, ect.};
    PROPERTY INTERFACE_TYPE: {MASTER, ISOCM, DSOCM, SYSTEM, EIC., I.SSD, JTAG,...};
    PROPERTY FUNCTION_TYPE: {READ_OR_WRITE, READ, WRITE, INTERRUPT, FETCH,...};
    PROPERTY OPERATION_TYPE: { ACKNOWLEDGE, BUSY, ERROR, VALID, ABORT, ENABLE,
                                GUARDED_TRANSFER, COMPRESSED_TRANSFER, REQUEST,
                               SIZE, BYTE_ENABLE, ADJUST, HOLD,...}
    PROPERTY DATA_TYPE: { ADDRESS, DATA, PRIORITY_DATA, INSTRUCTION,...};
    PROPERTY RESOURCE_TYPE: {BUS, WRITE_BUS, READ_BUS,...};
    PROPERTY PIN_GROUP/L: {DCU, ICU, IN, OUT, CONROL,...};
   };
    PROPERTY CONNECTION_LOGIC: {CONCAT, OR, AND, XOR, NOT };
   pin ICU_plhRequest {
       INTERFACE_DEF= {PLB, MASTER, FETCH, REQUEST, INSTRUCTION, BUS, ICU };
    };
    pin PLB_dcuAddrAck{
       INTERFACE_DEF= {PLB, MASTER, READ_OR_WRITE, ACKNOWLEDGE, ADDRESS,
                       BUS, DCU};
    };
    pin PLB_icuRdDBus{
       INTERFACE_DEF= {PLB, MASTER, READ, NA, DATA, BUS, ICU};
    };
    pin DCR_cpuAck{
       INTERFACE_DEF= {DCR, NA, READ_OR_WRITE, ACKNOWLEDGE, DATA, NA, CONTROL};
       CONNECTION_LOGIC= { OR };
    };
```

FIG. 3




FIG. 5